

**Abstract of the Disclosure**

A digital phase lock loop (DPLL) system and method employ digital loop control and a digital controller to drive the DPLL oscillator with fast re-lock capability. The DPLL optionally uses low power retention flops to implement low power and fast interrupt services.